View 74ALVC162838_18231.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

74ALVC162838 Low Voltage 16-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs/Outputs and 26 Series Resistors in the Outputs
November 2001 Revised November 2001
74ALVC162838 Low Voltage 16-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs/Outputs and 26 Series Resistors in the Outputs
General Description
The ALVC162838 contains sixteen non-inverting selectable buffered or registered paths. The device can be configured to operate in a registered, or flow through buffer mode by utilizing the register enable (REGE) and Clock (CLK) signals. The device operates in a 16-bit word wide mode. All outputs can be placed into 3-State through the use of the OE pin. These devices are ideally suited for buffered or registered 168 pin and 200 pin SDRAM DIMM memory modules. The 74ALVC162838 is designed for low voltage (1.65V to 3.6V) VCC applications with I/O compatibility up to 3.6V. The ALVC162838 is also designed with 26 series resistors in the outputs. This design reduces line noise in applications such as memory address drivers, clock drivers, and bus transceivers/transmitters. The 74ALVC162838 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining low CMOS power dissipation.
Features
s Compatible with PC100 and PC133 DIMM module specifications s 1.65V-3.6V VCC supply operation s 3.6V tolerant inputs and outputs s 26 series resistors in the outputs s tPD (CLK to O n) 4.4 ns max for 3.0V to 3.6V VCC 5.9 ns max for 2.3V to 2.7V VCC 9.8 ns max for 1.65V to 1.95V VCC s Power-off high impedance inputs and outputs s Supports live insertion and withdrawal (Note 1) s Uses patented noise/EMI reduction circuitry s Latchup conforms to JEDEC JED78 s ESD performance: Human body model > 2000V Machine model > 200V
Note 1: To ensure the high-impedance state during power up or power down, OE should be tied to VCC through a pull-up resistor. The minimum value of the resistor is determined by the current -sourcing capability of the driver.
Ordering Code:
Ordering Code 74ALVC162838T Package Number MTD48 Package Descriptions 48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide
Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.
Logic Symbol
Pin Descriptions
Pin Names OE I0-I15 O0-O15 CLK REGE Description Output Enable Input (Active LOW) Inputs Outputs Clock Input Register Enable Input
(c) 2001 Fairchild Semiconductor Corporation
DS500711
www.fairchildsemi.com
74ALVC162838
Connection Diagram
Truth Table
Inputs CLK REGE H H L L X In H L H L X OE L L L L H Outputs On H L H L Z

X X X
H = Logic HIGH L = Logic LOW X = Don't Care, but not floating Z = High Impedance = LOW-to-HIGH Clock Transition
Functional Description
The 74ALVC162838 consists of sixteen selectable noninverting buffers or registers with word wide modes. Mode functionality is selected through operation of the CLK and REGE pin as shown by the truth table. When REGE is held at a logic HIGH the device operates as a 16-bit register. Data is transferred from In to On on the rising edge of the CLK input. When the REGE pin is held at a logic LOW the device operates in a flow through mode and data propagates directly from the I to the O outputs. All outputs can be 3-stated by holding the OE pin at a logic HIGH.
Logic Diagram
www.fairchildsemi.com
2
74ALVC162838
Absolute Maximum Ratings(Note 2)
Supply Voltage (VCC) DC Input Voltage (VI) Output Voltage (VO) (Note 3) DC Input Diode Current (IIK) VI < 0V DC Output Diode Current (IOK) VO < 0V DC Output Source/Sink Current (IOH/IOL) DC VCC or GND Current per Supply Pin (ICC or GND) Storage Temperature Range (TSTG)
-0.5V to +4.6V -0.5V to 4.6V -0.5V to VCC +0.5V -50 mA -50 mA 50 mA 100 mA -65C to +150C
Recommended Operating Conditions (Note 4)
Power Supply Operating Input Voltage Output Voltage (VO) Free Air Operating Temperature (TA) Minimum Input Edge Rate (t/V) VIN = 0.8V to 2.0V, VCC = 3.0V 10 ns/V
Note 2: The Absolute Maximum Ratings are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the Absolute Maximum Ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation. Note 3: IO Absolute Maximum Rating must be observed. Note 4: Floating or unused control inputs must be held HIGH or LOW.
1.65V to 3.6V 0V to VCC 0V to VCC
-40C to +85C
DC Electrical Characteristics
Symbol VIH Parameter HIGH Level Input Voltage Conditions VCC (V) 1.65 - 1.95 2.3 - 2.7 2.7 - 3.6 VIL LOW Level Input Voltage 1.65 - 1.95 2.3 - 2.7 2.7 - 3.6 VOH HIGH Level Output Voltage IOH = -100 A IOH = -2 mA IOH = -4 mA IOH = -6 mA IOH = -8 mA IOH = -12 mA VOL LOW Level Output Voltage IOL = 100 A IOL = 2 mA IOL = 4 mA IOL = 6 mA IOL = 8 mA IOL = 12 mA II IOZ IOFF ICC ICC Input Leakage Current 3-STATE Output Leakage Power Off Leakage Current Quiescent Supply Current Increase in ICC per Input 0 VI 3.6V 0 VO 3.6V, V I = VIH or VIL 0V (VI, VO) 3.6V VI = V CC or GND, IO = 0 VIH = VCC - 0.6V 1.65 - 3.6 1.65 2.3 2.3 3.0 2.7 3.0 1.65 - 3.6 1.65 2.3 2.3 3.0 2.7 3.0 1.65 - 3.6 1.65 - 3.6 0 3.6 2.7 - 3.6 VCC - 0.2 1.2 1.9 1.7 2.4 2 2 0.2 0.45 0.4 0.55 0.55 0.6 0.8 5.0 10 10 40 750 A A mA A A V V Min 0.65 x VCC 1.7 2.0 0.35 x VCC 0.7 0.8 V V Max Units
3
www.fairchildsemi.com
74ALVC162838
AC Electrical Characteristics
TA = -40C to +85C, RL = 500 Symbol Parameter CL = 50 pF VCC = 3.3V 0.3V Min fMAX tPHL, tPLH Maximum Clock Frequency Propagation Delay Bus-to-Bus (REGE = 0) tPHL, tPLH Propagation Delay Clock to Bus (REGE = 1) tPHL, tPLH Propagation Delay 1.3 REGE to Bus tPZL, tPZH tPLZ, tPHZ tS tH tW Output Enable Time Output Disable Time Setup Time Hold Time Pulse Width 1.3 1.3 1.0 0.7 1.5 4.5 4.6 1.5 1.5 1.0 0.7 1.5 6.2 5.1 1.0 1.0 1.0 0.7 1.5 5.7 4.6 1.5 1.5 2.5 1.0 4.0 9.8 8.3 ns ns ns ns ns 4.4 1.5 5.9 1.0 5.4 1.5 9.8 ns 1.3 4.4 1.5 5.9 1.0 5.4 1.5 9.8 ns 1.3 4.0 1.5 5.4 1.0 4.9 1.5 9.8 ns 250 Max VCC = 2.7V Min 200 Max CL = 30 pF VCC = 2.5 0.2V Min 200 Max VCC = 1.8V 0.15V Min 100 Max MHz Units
Capacitance
Symbol CIN COUT CPD Input Capacitance Output Capacitance Power Dissipation Capacitance Parameter Conditions VI = 0V or VCC VI = 0V or VCC Outputs Enabled f = 10 MHz, CL = 0 pF TA = +25C VCC 3.3 3.3 3.3 2.5 Typical 6 7 20 20 pF pF pF Units
www.fairchildsemi.com
4
74ALVC162838
AC Loading and Waveforms
TABLE 1. Values for Figure 1 TEST tPLH, tPHL tPZL, tPLZ tPZH, tPHZ SWITCH Open VL GND
FIGURE 1. AC Test Circuit TABLE 2. Variable Matrix (Input Characteristics: f = 1MHz; tr = tf = 2ns; Z0 = 50) Symbol Vmi Vmo VX VY VL VCC 3.3V 0.3V 1.5V 1.5V VOL + 0.3V VOH - 0.3V 6V 2.7V 1.5V 1.5V VOL + 0.3V VOH - 0.3V 6V 2.5V 0.2V VCC/2 VCC/2 VOL + 0.15V VOH - 0.15V VCC*2 1.8V 0.15V VCC/2 VCC/2 VOL + 0.15V VOH - 0.15V VCC*2
FIGURE 2. Waveform for Inverting and Non-Inverting Functions
FIGURE 3. 3-STATE Output High Enable and Disable Times for Low Voltage Logic
FIGURE 4. 3-STATE Output Low Enable and Disable Times for Low Voltage Logic
FIGURE 5. Propagation Delay, Pulse Width and trec Waveforms
FIGURE 6. Setup Time, Hold Time and Recovery Time for Low Voltage Logic
5
www.fairchildsemi.com
74ALVC162838 Low Voltage 16-Bit Selectable Register/Buffer with 3.6V Tolerant Inputs/Outputs and 26 Series Resistors in the Outputs
Physical Dimensions inches (millimeters) unless otherwise noted
48-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 6.1mm Wide Package Number MTD48
Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications. LIFE SUPPORT POLICY FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein: 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user. www.fairchildsemi.com 6 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness. www.fairchildsemi.com

▲Up To Search▲

Price & Availability of 74ALVC162838

	To Download 74ALVC162838 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .